### **Glitching For n00bs**

A Journey to Coax Out Chips' Inner Secrets

exide REcon 2014, Montreal



- Introduction
- Background
- Platforms
- Example
- Q & A

### Introduction

### About Me

- IT Monkey (Consultant) by day
- Hardware Hacker by night
- Likes
  - Designing & reversing embedded systems
  - IC security & failure analysis
  - Arcade platforms
  - Automotive stuff
- Contact
  - Email: exide31337@yahoo.com

## Background

# What is Glitching?

- Glitch is a transient which can induce alteration in device operation
- Electrical glitching for purposes of this talk
  - Clock glitching
  - Voltage glitching
- Other glitching variants
  - Laser
  - Thermal
  - Radioactive
  - Etc.



- A form of *non-invasive* attack on a device
  - Doesn't alter device package
  - Doesn't permanently alter operation
  - Repeatable
  - Surreptitious (no signs of tamper)
  - Usually cheap
    - Don't need expensive lab
    - Don't need specialized microscopes
  - Any background details can be helpful
    - To help narrow scope & strategy



#### Non-invasive examples

- Fault injection
  - Clock glitching
  - Voltage glitching
  - Thermal
  - Radioactive
- Side channels
  - Power analysis
  - Timing attacks
  - Data remanence
- Software
  - Code vulnerabilities
  - Brute-forcing a secret
  - Backdoors (undocumented instructions, debug interfaces)





### Semi-invasive attack

- Device package altered
  - Decapsulation/milling vs. die alteration
- Doesn't permanently alter operation
- Usually repeatable
  - Unless you leave the laser on too long
- More expensive
  - Lasers, microscopes, chemicals, mill
  - May be beyond a single person's budget
- Provides background details
  - To help narrow scope & strategy



Invasive

Non-Invasive





- Semi-invasive examples
  - Glitching
    - Laser
    - Flash
    - Thermal
  - Laser scanning
    - Unpowered vs. powered device
  - Optical imaging
    - Frontside / backside
    - Visible / infrared
    - Floorplan of structures & features



#### Invasive attack

- Device package altered
  - Decapsulation/milling & die alteration
- Can render device non-functional
  - If careful, chip can still run
- Some techniques are one-time
  - FIB workstation can create & undo edits
- Can be costly
  - Decapping & readouts reasonable
  - Circuit edits prohibitive
- Provides complete background details
  - Initial efforts can be used to find easier vulnerabilities





Invasive examples

- Decapsulation & delayering
- Memory (i.e., ROM) readout
  - Need to get to bottom metal layer
- Circuit edits
  - Etching
  - Deposition
  - Wire bonding
  - Purposely destroy traces or transistors
- Microprobing
  - Listen to busses
  - Inject signals on busses



- Methods
  - Clock divider
  - PLL
  - Poly-PWM
  - Polyphase
  - Etc.

- Clock divider
  - Use D flip-flops to divide-by-2 as needed
  - Feed MUX w/ nominal clock & faster glitch clock





### PLL

- Multipliers/dividers to generate arbitrary clocks
- Fed from upstream clock (i.e., system clock)
- Provides more clock choices



### Poly-PWM

- Use multiple (i.e., 3) PWM blocks to generate clock signals w/ successively longer duty cycles
- When XOR'd together, duty cycles allow creation of arbitrary start offset and pulse duration





### Polyphase

- Generate multiple (i.e., 3) waveforms, each one phase shifted from the previous waveform
- Frequency of waveforms is the same
- Duty cycle is fixed



### Polyphase

 Similar to Poly-PWM, but leading and trailing edges will combine to form twice the glitch pulses



### **PLL Dynamic Phase Shift**

#### **Implementing PLL Dynamic Phase Shifting in the Quartus II Software**

The dynamic phase-shifting feature allows the output phases of individual PLL outputs to be dynamically adjusted relative to each other and to the reference clock without having to load the scan chain of the PLL. The phase is shifted by 1/8th of the period of the voltage-controlled oscillator (VCO) at a time. The output clocks are active during this dynamic phase-shift process.

To perform one dynamic phase-shift, follow these steps:

- 1. Set PHASEUPDOWN and PHASECOUNTERSELECT as required.
- Assert PHASESTEP for at least two SCANCLK cycles. Each PHASESTEP pulse allows one phase shift.
- 3. Deassert PHASESTEP after PHASEDONE goes low.
- 4. Wait for PHASEDONE to go high.
- Repeat steps 1 through 4 as many times as required to perform multiple phaseshifts.

### **PLL Dynamic Phase Shift**

#### Figure 6. Timing Diagram for Dynamic Phase Shift



### **Phase Shift State Machine**



# **Clock Glitching**

- Momentary burst in frequency
- Timing-critical
  - Value of Program Counter
  - Offset of glitch within cycle
  - Duration of glitch
- Register/Flip-flop latches invalid data
  - Signals still propagating through combinatorial logic
  - Destination flip-flop suddenly clocked ahead of schedule

## **Clock Glitching**

- Instructions replaced w/ mutated opcode
  - i.e., turn a JSR into an ADD
  - Like patching a software binary
  - Instruction is NOT skipped
- Program Counter doesn't just jump ahead 2 locations
  If security fuse logic is slower, fuses can latch advantageous values

### **Clock Glitching**

Setup & hold-time of flip-flop out of spec



## Voltage Glitching

- Momentary reduction in supply voltage
- Drop supply to/below transistor switching threshold
- Increases propagation delay
  - Decrease in V<sub>CC</sub>, which decreases V<sub>GS</sub> and I<sub>DS</sub>
  - Lower drive strength causes slower rise times & more delay
- Timing-critical
  - Value of Program Counter
  - Offset of glitch within cycle
  - Duration of glitch

## Voltage Glitching

- Alter values at memory sense-amplifiers during read operation
  - i.e., Flash, EEPROM, RAM, etc.
  - Corrupt data latched onto address or data bus
- Security fuse logic can latch corrupt values
  - Due to operation at/below switching threshold

### Misconceptions

- NOT throwing random voltage sags/surges at IC and "seeing what sticks"
  - Respect Absolute Max VCC & VCC<sub>IO</sub> ratings
  - Some 74-series can handle insane swings (+/- 12V)
    - Not common, and always w/ current-limited condition
- NOT randomly jarring clock frequency to wild extents
- NOT skipping instructions
  - Replacing/mutating them

### Misconceptions

### Timing-critical

- Target a cycle at specific point in program
- Start/offset of glitch pulse within cycle
- Duration of pulse
- Unless chip stuck in a loop, random glitching usually counterproductive
  - Instruction search space smaller
  - Popping loop more likely

### Outcomes

- Make CPU replace impeding instruction(s)
- Truncate cryptographic operation / key
- Linear code extraction
  - I/O channel to TX commands / data & RX data / clues
  - Von Neumann dumps can be exhaustive
  - Provides clarity on device internal operation
  - Secrets revealed (crypto keys, serial #, known S-box, etc.)
  - Scour for software vulns
- Bypass bootloader-enforced check(s)
  - Stop MMU, page tables, etc. from initializing
- Prevent lockout counters from rolling
- Erase security fuses / lock bits
  - But keep Flash/EEPROM intact
  - Just read-out device w/ parallel/serial programmer

### **Targets of Interest**

#### **GENERAL-PURPOSE**

- CPUs
- Microcontrollers
- Memories
- DSPs

#### CUSTOM

- FPGAs
- ASICs

#### SECURITY-ENHANCED

- SIM cards
- Smart meters
- Military devices
- Banking / "Chip & PIN" cards
- PayTV
- Transit/metro passes
- Automotive sector
  - Keyless entry
  - Immobilizer
  - V2V&V2I

### Countermeasures

- CPUs which halt/trap on invalid instruction
  - Mutated instruction may still be valid
- Erase volatile memory on startup / reset
  - Like HeartBleed didn't, minimize # of copies of important secrets
  - Wipe between iterations of routine (if possible)
- Clocking
  - Run off internal oscillator
  - Use asynchronous logic
  - Use aperiodic / random clock period generator

### Countermeasures

#### Supply voltage

- Glitch / brownout detection
- Low-pass filter
- Reset / halt / wipe device
- Many general-purpose devices have little or no designed-in protections
- AVR, PIC, MSP, etc. have memory protections
- Modern smartcards have extensive protections
  - Glitch detectors
  - Random / asynchronous internal clock w/ dummy cycles
  - Dual lockstep cores sanity-checking one another

### Platforms

### Arrow LPRP + Breadboard



### **Arrow LPRP**


#### **Solderless Breadboard**



#### **Soldered Breadboard**



### Arduino













#### **Professional PCB**



#### **Professional PCB**



## Sniffer



# Cheap & Dirty Logic Analyzer

#### Altera SignalTap II

- Can select almost any internal signal, net, bus
- External I/O pins
- Can increase sample depth by using more LEs
- Plenty of trigger options
  - Simple low, high, edge, etc
  - Advanced chained events, segmented capture, etc
- Export data as plaintext, image, other formats
- Equivalent to Xilinx ChipScope

## **Cheap & Dirty Logic Analyzer**

Instance	Status	LEs: 983	Memory: 126976	Small: 0/0	Medium: 64/66	Large: 0/0	Hardware: Disabled
🛄 🛃 auto_sig	Not running	983 cells	126976 bits	0 blocks	16 blocks	0 blocks	
							Device: None Detected Scan Chain
							>> SOF Manager:

trigger: 2014/05/30 05:45:25 #1 Lock mode		Lock mode:	💕 Allow all chang	es	<b>~</b>	Signal Configuration:					
	Node Data Enable Trigger Enable Trigger Conditions		onditions	^	Clock: dut_pll:inst9[c3	^					
Туре	Alias	Name	31	31	1 🗹 Basic 🛛 💙	2 🗹 Basic 🛛 💙					
1		⊡≕cc	<ul> <li>Image: A set of the set of the</li></ul>		X1XXXXXb	XXh		Data			
•			<ul> <li>Image: A set of the set of the</li></ul>	<b>~</b>				Sample depth: 4 K 💌 RAM type: Auto 🔍			
•		cc[6]	<ul> <li>Image: A set of the set of the</li></ul>	<b>~</b>	1			Segmented: 2 2 K sample segments			
•		cc[5]	Image: A start of the start	✓				Storage qualifier:			
•		cc[4]	Image: A start of the start	✓							
•		cc[3]	Image: A start of the start	✓				Type: 🕎 Continuous			
•		cc[2]	Image: A start of the start	✓				Input port: auto_stp_external_storage_qualifier			
•		cc[1]	<ul> <li>Image: A set of the set of the</li></ul>	<ul> <li>Image: A start of the start of</li></ul>				Record data discontinuities			
		CO100			<b>3</b> 3	<u>88</u>	<b>×</b>	Record data discontinuities	~		
ا 尾	)ata	👼 Setup									
Hieran	hy Disp	lav:	×	Data Log: 👧					×		
<u> </u>		s2_quartus2_project		auto_signalta	n ()						
		statem_dyn_phase:inst1			t: 2012/12/26 01:55:54	4 #0					
.		dut_pll:inst9			er: 2012/12/26 01:55:5						
				🖉 log: 2012/12/26 01:55:54 #2 - 9 cycles @ 48MHz between glitch request and Vcc actually dropping							
					t: 2014/05/27 06:03:12						
					er: 2014/05/27 06:03:1						
				🔤 log: 2014/05/27 06:03:12 #2 - dut_pll phase shift programming via state machine							
				🔤 🤷 log: 2014/05/27 06:48:52 #0 - as above, made PhaseStep wait High one more cycle							

## **Cheap & Dirty Logic Analyzer**

Hardware: Disabled Setup								
Image: Solution of the second state	instance		LEs: 983	Memory: 126976	Small: 0/0	Medium: 64/66	Large: 0/0	Hardware: Disabled
>> SOF Manager:	🛄 🛃 auto_sig	Not running	983 cells	126976 bits	0 blocks	16 blocks	0 blocks	
								Device: None Detected Scan Chain
								>> SOF Manager:

log: 2	014/05	/27 06:48:52 #0 - as above, r	🔶 Phase	6 +3			
Туре	Alias	Name	6 Value 7	-10 -8 -6 -4 -2 0 2 4 6 8 10 12 14 16 18 20 22			
•		n_phase:inst1 phasestep	1				
•		hase:inst1 phaseupdown	0				
•		m_dyn_phase:inst1 reset	0				
1		9 phasecounterselect	1h	1p			
•		dut_pll:inst9 phasedone	1				
•		dut_pll:inst9 phasestep	1				
•		dut_pll:inst9 phaseupdown	0				
•		dut_pll:inst9 scanclk	0				
Image: Setup     Hierarchy Display:     Image: Setup     Image							



#### Victim IC

- Secure microcontroller
  - Not sure what architecture
- Pairs with partner device
- Accepts data, encrypts/decrypts it with key(s), returns data to partner
- Starting from blackbox
  - Not sure what datasheet(s) to look for
    - Even if device known, datasheet(s) may not be public

- Start probing device pads
  - Initial sweep w/ multimeter
  - Revisit interesting pads w/ oscilloscope
- One pad appears to speak slow-ish serial protocol
  - Capture & transcribe beginning of waveform from scope
  - One pad, thus half-duplex conversation

- Rig up sniffer board to MITM the victim-to-partner conversation
  - Level shifting
  - Buffering
- Use SignalTap to digitize conversation
  - Export waveforms as plaintext
  - Parse into binary data
- ISO 7816 APDU header matched!



Sniffer Board

#### Bolt UART to FPGA / soft-CPU

- Allows for HW framing of TX & RX data w/ victim
- Don't need to screw around bit-banging
- Use unrelated Altera JTAG UART to talk w/ soft-CPU
  - Otherwise, separate programming vs. data cables
  - PC can talk to victim via soft-CPU
- Have PC speak ISO 7816 w/ victim via FPGA

#### ISO 7816 header has length field

- Hunch that victim compares *length* to max it'll allow as buffer input
  - When storing command to RAM
- Issue too-long ISO 7816 commands to victim
  - Too long, but computed to be otherwise valid
  - Observe error response
- Get ready to glitch!



### Sucker Punch!





#### **One-Two Punch!**





#### Start glitching!

- In this case, clock glitching
- Glitch during suspected victim command handler
- Try different pulse offsets & durations
- Milestone reached when victim responds to toolong command correctly
  - Length check bypassed
- Make best guess at victim architecture
  - Motorola 6805-based
  - Intel 8051-based
  - Etc.

- Pad more and more bogus data at end of command
  - Until victim crashes or does something weird
    - Stack smashed (return address overwritten)
    - Might be hard to notice if watchdog present
  - Distance to stack pointer now known
- Using guess at victim architecture
  - Write minimal code that tries to write to lowaddressed special registers
  - PORTx, PINx, DDRx, etc.
  - Keep trying candidate return addresses



- Milestone reached when victim output pin(s) change
  - Code execution confirmed
  - Architecture guess confirmed
  - Probably Von Neumann or Modified Harvard

- Write code that loads dummy ASCII byte to desired register / memory, then sweeps jumps into address space
  - Could be unwieldy if large address space
- Milestone reached when ASCII byte pops out victim's serial pin
  - Victim serial TX routine address found



- Write code that loads data at each sequential address location into register, then jumps to serial TX routine address
  - Be prepared to empty the FPGA UART's RX FIFO quickly & regularly
- Cause it's gonna get clogged up with 9000 tons of WINNING!!!





#### Epilogue

- Try to figure out memory map
  - Analyze dump for mirroring of address space
  - Try poking values at different addresses
    - See if address is mutable or not
- Back in familiar territory
  - Disassemble
  - Search for secrets
  - Discover code vulnerabilities

## Conclusions

- Electrical glitching can be a viable attack vector against a variety of ICs
  - Except some modern purpose-built security ICs
- Cheap to perform
- Don't need a big laboratory
- Non-destructive in nature
- Another tool in the reverser's arsenal
  - Can provide results where other approaches fail



