

Defeating Secure Boot with EMFI

Ang Cui, PhD & Rick Housley {a|r}@redballoonsecurity.com

Beat Secre Boot WEMPI










Open-source project to democratize EMFI research
 2 years of work so far

PROJECT





Disclaimer:

- BadFET-style EMFI research is hilariously dangerous. (but srsly. It's dangerous)
- Licking any part of BadFET will almost certainly kill you.

Last year...













DISCLAIMER

- BADFET is very experimental
- BADFET uses voltage and current in INSTANT DEATH territory.
- PLEASE be careful, and experiment at your OWN RISK









Ŋ





Cisco 8861

We are jerks to Cisco Phones



Cisco 8861/8851

- Dual Core ARMv7
- Broadcom BCM11125
- Processor @ 1001MHz
- Secure Boot



Cisco 8861/8851

- Dual Core ARMv7
- Broadcom BCM11125
- Processor @ 1001MHz
- Secure Boot

2 orders of magnitude faster than any device In previous EMFI attack

Stage & X-loader

Boot ROM

Small TrustZone API

Init MMU, Clocks

Load Stage 1 From FLASH -> DRAM

Verify & Execute Stage 1



Stage & X-loader

stage 1

Inits GPIO, pinmux, i2c, PMU, etc


Load stage 2 From NAND -> DRAM


Verify & Execute Stage 2 (uBoot)



Stage & X-loader








Load VC4 & Kernel FLASH -> DRAM

Verify VC4 Execute VC4

Verify Linux Kernel Execute Linux Kernel




SMC Service ID OxE00013

RSA_DECRYPT

Does exactly what you think it does



SMC = Secure Monitor Call





SMC Service ID OxE00013

RSA_DECRYPT

Encrypted Data

SMC = Secure Monitor Call





SMC = Secure Monitor Call

Phone does not take user input during boot




Phone does not take user input during boot

Get to uBoot console, defeat TrustZone

```
u-boot> mw.1 0x8e007fb0 0x8fe81e2c
u-boot> mw.1 0x8e007fb4 0x00010001
u-boot> mw.1 0x8e007fb8 0x0e000013
u-boot>
u-boot> go 0x8e007eb0
## Starting application at 0x8E007EB0 ...
U-Boot 2011.06 (Dec 01 2014 - 14:17:24 CST) - bcm11125_be4_nand
...
0x35004020=0x00000022 0x35004024=0x0420c006
0x35004100=0x00000000 0x35001f18=0x00000006
Running in secure mode, <========= # We are now in secure mode
Card did not respond to voltage select!
MMC init failed
Auto-detected LDO daughtercard
. . .
u-boot > md.1 0x0
000000000: c59ff018 c59ff018 c59ff018 c59ff018
00000010: c59ff018 c7ffffff c59ff014 c59ff014
00000020: 00011aa8 000117c0 000117d0 000117e0
00000030: 000117f0 00011800 0001181c 00000000
00000050: e9a5e225 fa000000 fa000022 e890a00a
```

So...

So...




Invasive.

Not Scalable.


Shameful.

Wire, but without the wire?







ATLAS-I AKA TRESTLE SANDIA (1972 - 1991)



Electro-Magnetic Fault Injection



Faraday's Law



Ampere's Law

$$B = \frac{\mu_{oI}}{z\pi r}$$


Magnetic Field Generation


Faraday's Law


$$B = \frac{\mu_{o}I}{z\pi r}$$

Magnetic Field Induction Ampere's Law

$$E = \frac{d\Phi_{B}}{dt}$$







Biot-Savart Law

 $B_{z} = \frac{M_{o}}{4\pi} \frac{2\pi \alpha^{2} I}{\left(\alpha^{2} \cdot z^{2}\right)^{3/2}}$

Be = Maynetic field strength Mo = permembility of free space I = current through loop a = loop radius

Magnetic microprobe design for EM fault attack Omarouayache, R and Raoult, J and Jarrix, S and Chusseau, L and Maurine, P

Bz = 4T (2". 2") W2 Inverse Gube Law Field decay B2 ~ 1/23


Magnetic microprobe design for EM fault attack Omarouayache, R and Raoult, J and Jarrix, S and Chusseau, L and Maurine, P


Vector Potentials Perfect (onducting Vector Wave Equations)
B =
$$\nabla \cdot A$$

 $\nabla \cdot \left(\frac{1}{n} \nabla \cdot A\right) = J$
 $\widehat{n} \cdot B = 0$
 $\nabla \times \left(\frac{1}{n} \nabla \times E\right) = J^2 \cdot E = -j \cup J$
 $\nabla \times \left(\frac{1}{n} \nabla \times E\right) = J^2 \cdot E = -j \cup J$
 $\nabla \times \left(\frac{1}{n} \nabla \times E\right) = J^2 \cdot E = -j \cup J$
 $\nabla \times \left(\frac{1}{n} \nabla \times E\right) = J^2 \cdot E = -j \cup J$
 $\nabla \times E = -\frac{\partial B}{\partial +}$
 $\nabla \times E = -\frac{\partial B}{\partial +}$
 $\nabla \times H = \frac{\partial D}{\partial +} \cdot J$ Imprefectly Conducting $\nabla \times E = -j \cup B$ $AH = 0 \cup D - J$
 $\nabla \cdot D = Q$
 $E - (\widehat{n} \cdot E)\widehat{n} + \lambda Z_0\widehat{n} \times H$
 $\nabla \cdot B = O$
 $\overline{n}_{H_{1}}\widehat{n} \times (\nabla \times E) - \frac{ik_0}{\eta}\widehat{n} \times (\widehat{n} \cdot H) = 0$
 $\overline{\nabla} \cdot J = \frac{\partial P}{\partial +}$
 $E(\omega) = \int_{-\infty}^{\infty} E(+)e^{-j\omega +} dx$
 $R_{-diatrian}$ Condition $S_{-1}E(-i\omega + J\omega)$
 $E(\omega) = \int_{-\infty}^{\infty} E(+)e^{-j\omega +} dx$
 $R_{-diatrian}$ Condition $S_{-1}E(-i\omega + J\omega)$
 $E(\omega) = \int_{-\infty}^{\infty} E(+)e^{-j\omega +} dx$


The Finite Element Method in Electromagnetics Jian-Ming Jin

It's been done...






Amine Dehbaoui*, Jean-Max Dutertre⁺, Bruno Robisson* and Assia Tria* S. Ordas1 · L. Guillaume-Sage1 · P. Maurine1,2



S. Ordasl · L. Guillaume-Sagel · P. Maurinel,2




Yu-ichi Hayashi, Naofumi Homma, Takaaki Mizuki, Takafumi Aoki, and Hideaki Sone

Platform	Speed	Type
ATmega128 [3]	3.57 MHz	MCU
Xilinx Spartan 3 [3]	-	FPGA
ARM Cortex-m3 [10]	56 MHz	MCU
Xilinx Spartan 7 [15]	100 MhZ	FPGA
SASEBO-G [5]	24 MHz	FPGA
Spartan 3-1000 [13]	max 100 Mhz	FPGA

Table 3: A Survey of EMFI Targets








Cisco 8861/8851

- Dual Core ARMv7
- Broadcom BCM11125
- Processor @ 1001MHz
- Secure Boot












Figure 3: A Second-Order EMFI Attack

Figure 6: PCB of device under attack.






Figure 3: A Second-Order EMFI Attack

Figure 6: PCB of device under attack.







Figure 3: A Second-Order EMFI Attack

Figure 6: PCB of device under attack.






Figure 3: A Second-Order EMFI Attack

Figure 6: PCB of device under attack.








Figure 3: A Second-Order EMFI Attack

Figure 6: PCB of device under attack.


Example Second-Order EMFI Attack

- Indiscriminant of DATA
- CODE integrity is preserved in ICACHE
- Cause error-handling code to process corrupted data







Fault Conditions





Let's Build Our Own EMP















Widowmaker



After the death of many Raspberry PI's...

And lots of loud bangs...

Decided to take a break

Rick knows how electrons work better than me






Rick is either incredibly brave. Or...
















- Requirements
 - -Fast pulsing
 - -Multiple pulses
 - -Larger Distance (no decapping)
 - Cheaper
 - Controllable/Standalone


went through many versions of BADFETS










































Some mistakes are more precious than others



OCTALBAD



KILOBAD




KILOBAD




vl.0!






BADFET's relationship with Magic Smoke


N-Channel MOSFET




N-Channel MOSFET




N-Channel MOSFET




N-Channel MOSFET



N-Channel MOSFET



N-Channel MOSFET




N-Channel MOSFET Real ag coil

4

N-Channel MOSFET +3001 Ris 3 ag coil

14



Additional problems

• Need intelligent board design for high speed designs, etc.


Parallel!


 $C_{m} = C(1 + A_{v})$

Au = Amplifier Gain C = Feedback Capacitance



Class D voltage-switching MOSFET power amplifier Kazimierczuk, Marian K





Features


- Programmable + Debug (SWD)
- Scriptable
- Microsecond Pulse Time
- 350 Voltage (Current Configuration)
- 10 Microsecond Recharge Time (Current Configuration)
- Child Friendly
- Adult Friendly
- Safe

Please just don't use it



Push 140 Push 60

Pulse 10






Fig. 2. B_z spatial distribution calculated at the height $d = a = 200 \,\mu\text{m}$.







Fig. 3. B_z spatial distribution calculated at the height $d = a/10 = 20 \,\mu\text{m}$.




Magnetic Microprobe Design for EM Fault Attack





R. Omarouayache, J. Raoult, S. Jarrix, L. Chusseau

Automate!









The Following Slides are videos


Please visit the gitlab /docs to view these

Z = 0

















Square Probe






Z = 0







Z = 2









Core-less Coil






Z = 0



















Z = 3




Z = 0








Flat Core




Z = 2

÷.










Cisco 8861 Trust-Zone Vulnerability Review

Ang Cui Red Balloon Security Chris Evans Red Balloon Security



Let's Do This.



{R | A}@redballoonsecurity.com

www.github.com/RedBalloonShenanigans/BADFET



Safety

At LEAST Class 1 Insulating gloves 7500 VAC 15,000 VDC MAKE SURE THEY FIT

- Eye Protection
- Fire Extinguisher
- Common Sense