



POWER ANALYSIS + CLOCK GLITCHING

Colin O'Flynn RECON 2014 – Montreal, Canada

OBJECTIVES



- * LEARN ABOUT S.C.A
- * SEE SOME DEMOS
- * BUILD YOUR OWN S.C.A.
- * BUILD SOME GLITCH HW


COMMERCIAL?



Embedded Security - New x

store.newae.com/embedded-security/

My Account | Gift Certificates | Sign In Or Create An Account | View Cart



Search for a product





OpenADC | RF & SMA | Embedded Security | Blank PCBs | Policies & Information





Home > Embedded Security

Embedded Security

Sort by: Featured Items

ChipWhisperer Based Products - all you need for side channel power analysis, glitch attacks, etc.


			
ChipWhisperer Capture Rev2 - Blank PCB Kit	ChipWhisperer Complete Kit	ChipWhisperer Simple Kit	Differential Probe - Assembled & Tested
\$66.00	\$1,479.00	\$1,076.00	\$47.00

			
Diff Probe			ChipWhisperer.com

COMMERCIAL? < > ☰


4.3. Tutorial #3: Timing A...

newae.com/sidechannel/cwdocs/tutorialtimingpasswd.html



15 17 - Hit Return


18. If this works, you will see the power consumption on receiving the command. You'll notice two distinct power signatures, which may look something like this:



Or:

<http://newae.com/sidechannel/cwdocs/>

COMMERCIAL? < > ☰











SIDE CHANNEL




TIMING ATTACK




+ POWER




+ POWER




+ POWER






POWER ANALYSIS

LEAKAGE




(a)




(b)

AT MEGA 328P



AN EXAMPLE



XOR



Assume user is 'encrypting' a 1-byte piece of data by XORing with a 1-byte secret key (EF), and we cannot observe output of XOR. This becomes:

$$88 \oplus EF = 67$$

$$56 \oplus EF = B9$$

$$32 \oplus EF = DD$$

$$A6 \oplus EF = 49$$

$$35 \oplus EF = DA$$



5

5

6

3

5

observations

XOR

Marking the unknowns with KK or ?:

$$88 \oplus KK = ?$$

$$56 \oplus KK = ?$$

$$32 \oplus KK = ?$$

$$A6 \oplus KK = ?$$

$$35 \oplus KK = ?$$



5

5

6

3

5

observations

HOW TO FIND? 

GUESS & CHECK!

XOR

Guess $KK = 0x00$

$$88 \oplus 00 = 88$$

$$56 \oplus 00 = 56$$

$$32 \oplus 00 = 32$$

$$A6 \oplus 00 = A6$$

$$35 \oplus 00 = 35$$



2

4

3

4

4

Hypothesis

XOR

Guess KK = 0x01

$$88 \oplus 01 = 89$$

$$56 \oplus 01 = 57$$

$$32 \oplus 01 = 33$$

$$A6 \oplus 01 = A7$$

$$35 \oplus 01 = 34$$



3

5

4

5

3

Hypothesis

XOR

Guess $KK = 0xEF$

$$88 \oplus EF = 67$$

$$56 \oplus EF = B9$$

$$32 \oplus EF = DD$$

$$A6 \oplus EF = 49$$


$$35 \oplus EF = DA$$




5
5
6
3
5

Hypothesis



WTF - HOW IS THAT GOOD?





WTF - HOW IS THAT GOOD?



TOOLS














Attack

Parameter	Value
Byte 13	<input checked="" type="checkbox"/>
Byte 14	<input checked="" type="checkbox"/>
Byte 15	<input checked="" type="checkbox"/>

Point Setup

Points Same across Subkeys

Starting Point 0

Ending Point 3000

Copy from Output Graph

Copy from Trace Graph

Trace Setup

Starting Trace 0

Traces per Attack 49

Attack Runs 1

Progressive CPA

Reporting Interval 2

Iteration Mode Breadth-First

Skip when PGE=0

General Preprocessing **Attack** Postprocessing Results

Results Table

	0	1	2	3	4	5	6	7	8	9	10	11	12	13
PGE	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	2B 0.9530	7E 0.9804	15 0.9596	16 0.9785	28 0.9550	AE 0.9673	D2 0.9374	A6 0.9739	AB 0.9605	F7 0.9655	15 0.9746	88 0.9744	09 0.9623	CF 0.945
1	0.6312	0.6154	0.6472	0.6796	0.6332	0.5844	0.6135	0.6718	0.5794	0.6288	0.6772	0.6337	0.6317	0.615
2	C8	3C	E3	71	A7	77	48	6C	86	BA	70	41	02	81
	0.5879	0.6148	0.6009	0.6096	0.6296	0.5723	0.5975	0.6448	0.5705	0.5980	0.6087	0.6021	0.6154	0.592
3	F7	D3	2E	68	25	48	F4	4E	7B	07	BB	AF	14	EF
	0.5816	0.6099	0.5890	0.5874	0.5860	0.5704	0.5781	0.5866	0.5646	0.5898	0.5912	0.5923	0.6059	0.586
4	69	A3	95	E8	E4	B7	52	87	67	67	45	01	40	6D
	0.5786	0.6015	0.5862	0.5799	0.5743	0.5650	0.5731	0.5731	0.5628	0.5884	0.5907	0.5910	0.5950	0.575
5	AF	8A	82	64	18	E8	72	0C	CE	C4	07	A4	77	05
	0.5743	0.6010	0.5848	0.5621	0.5724	0.5591	0.5689	0.5663	0.5602	0.5864	0.5889	0.5817	0.5850	0.577
6	3A	A6	45	F9	67	22	A6	88	02	81	E4	99	1C	96
	0.5697	0.5997	0.5833	0.5573	0.5683	0.5553	0.5675	0.5645	0.5601	0.5847	0.5826	0.5753	0.5691	0.575
7	76	62	C1	5A	DC	5D	E2	E4	A1	FD	7F	84	6F	92
	0.5642	0.5943	0.5822	0.5513	0.5646	0.5525	0.5647	0.5614	0.5590	0.5828	0.5728	0.5753	0.5641	0.572
	BD	AA	34	18	94	F5	CF	6B	8D	FC	D1	F4	99	46

Waveform Display **Results Table** Output vs Point Plot PGE vs Trace Plot

Script Commands

```
[Attack, Attacked Bytes, 'Byte 10', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 11', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 12', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 13', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 14', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 15', {'visible': True}]
[Attack, Attacked Bytes, 'Byte 16', {'visible': False}]
[Attack, Attacked Bytes, 'Byte 17', {'visible': False}]
[Attack, Attacked Bytes, 'Byte 18', {'visible': False}]
```

Python Console

```
>>>
```


Debug Logging

```
uvivue
diffs[key] = sumnum / np.sqrt(sumden)
c:
\\users\colin\workspace\chipwhisperer\chipwhisperer\soft
ware\chipwhisperer\analyzer\attacks\CPAProgressive.py
:178: RuntimeWarning: invalid value encountered in
divide
diffs[key] = sumnum / np.sqrt(sumden)
C:\Python27\lib\site-
```


'self.parent.parent' - 11 matches in workspace

- └─ chipwhisperer
 - └─ chipwhisperer
 - └─ software
 - > analyzer-old-unsupported
 - └─ chipwhisperer
 - └─ analyzer
 - └─ utils
 - └─ TraceExplorerScripts
 - └─ PartitionDisplay.py
 - ⇒ 205: self.parent.parent.proj.addDataConfig(poiDict, "Template Data", "Points of Interest")
 - └─ common
 - └─ traces
 - └─ TraceContainerDPAv3.py (5 matches)
 - ⇒ 238: return self.parent.parent.cwp.traceslocation + "/" + "config_" + self.prefixDirLE.text() + ".cfg"
 - ⇒ 265: if self.parent.parent.cwp:
 - ⇒ 269: tracedir = self.parent.parent.cwp.traceslocation
 - ⇒ 302: if self.parent.parent.cwp == None:
 - ⇒ 330: tmp.saveAllTraces(self.parent.parent.cwp.traceslocation + "/", prefix=self.prefixDirLE.text() + "_")

SOMETHING
THAT'S REAL



Atmel AVR231: AES Bootloader



Features

- Fits Atmel® AVR® Microcontrollers with bootloader capabilities and at least 1kB SRAM
- Enables secure transfer of firmware and sensitive data to an AVR based application
- Includes easy-to-use configurable example applications:
 - Encrypting binary files and data
 - Creating target bootloaders
 - Downloading encrypted files to target
- Implements the Advanced Encryption Standard (AES):
 - 128-, 192-, and 256-bit keys
- AES Bootloader fits into 2kB
- Typical update times of a 64kB application, 115200 baud, 3.69MHz target frequency:
 - AES128: 27 seconds
 - AES192: 30 seconds
 - AES256: 33 seconds


1 Introduction

This application note describes how firmware can be updated securely on AVR microcontrollers with bootloader capabilities. The method uses the Advanced Encryption Standard (AES) to encrypt the firmware.


8-bit Atmel
Microcontrollers

Application Note


Figure 4-5. Flowchart for the AVR bootloader.





GLITCHING



CLOCK GLITCH



GLITCH GENERATOR



A MAJOR HEADACHE

Delay Lines										
DCM_DELAY_STEP ⁽⁵⁾	Finest delay resolution, averaged over all steps.	10	40	10	40	10	40	10	40	ps

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾

Symbol	Description	Amount of Phase Shift	Units
Phase Shifting Range			
MAX_STEPS ⁽²⁾	When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$	steps
	When CLKIN \geq 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting.	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$	ps
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$	ps

PARTIAL RECONFIG




PROGRAMMABLE LOGIC IN PRACTICE

Partial FPGA Configuration

Many FPGA design attributes, such as certain clock and I/O drive settings, are not adjustable at run-time. Yet in many applications it would be convenient to adjust them during operation. This article explains how partial reconfiguration can be used to side-step these restrictions and modify FPGAs.

By Colin O'Flynn (Canada)



Partial reconfiguration (PR) of an FPGA is a topic I'm sure many designers have heard about, but few have fully used. PR enables you to change part of your FPGA design during operation. It's an extremely powerful tool that can be used for very advanced topics (e.g., reloading an entire "module" in an FPGA design).

This article will only cover a more basic use, something that I suspect many FPGA designers have run into. The problem is certain FPGA modules have parameters that can only be adjusted during implementation, and not at run time. You can use PR to adjust those parameters, sidestepping the issue. There are several caveats to using PR, so there is a lot to discuss.

Before I begin, I want to point you to two excellent resources. C. Cameron's article "Digital Duct Tape with FPGA Editor" (Xilinx's *Xcell* Journal, Issue 66, 2008) covers the use of the FPGA editor (which I'll briefly discuss). J. McCaskill and D. Lautzenheiser's article, "FPGA Partial Reconfiguration Goes Mainstream," (*Xcell* Journal Issue 73, 2010) examines the use of PR, although it targets more advanced uses of PR.

PERFECT TIMING

I'll begin by describing the exact problem I'm solving with PR. You can use PR to solve

many similar problems, but having something concrete in your mind will help you understand the problem and the solution.

The digital clock module (DCM) in a Xilinx Spartan 6 FPGA has a variety of features, including the ability to add an adjustable phase shift onto an input clock. There are two types of phase shifts. A fixed shift can vary from approximately -360° to 360° in 1.4° steps. A variable shift enables shifting over a smaller range, which is approximately ± 5 ns in 30 ps steps. (Note the actual range and step size varies considerably for different operating conditions.) Hence the problem: the provided variable phase shift interface is only useful for small phase shifts; any major phase shift must be fixed at design time.

I'll demonstrate how to use PR to fix the problem. I'll generate a design that implements a DCM block and use PR to dynamically reconfigure the DCM.

STREAMING BITS

I used Xilinx's ISE design suite to generate a design (see Figure 1). I did the usual step of creating the entire FPGA bitstream, which can then be programmed into the FPGA. The FPGA bitstream is essentially a completely binary blob that can tell you nothing about your design. The "FPGA native circuit description (NCD)" file is one step above the FPGA

Generate bitstreams for fixed phase shift

- 256 options for each DCM to cover -50% to +50%
- 2 DCMs

Generate 'Difference' Files for internal Partial Reconfiguration module

<http://programmablelogicinpractice.com/?p=143>

STUPID DEMO



```
void glitch3()
{
    char inp[16];
    char c;
    int cnt = 0;
    output_ch_0('C');

    c = 'A';
    while((c != '\n') & (cnt < 16)){
        c = input_ch_0();
        inp[cnt] = c;
        cnt++;
    }

    char passwd[] = "touch";
    char passok = 1;

    trigger_high();
    trigger_low();

    //Simple test - doesn't check for too-long password!
    for(cnt = 0; cnt < 5; cnt++){
        if (inp[cnt] != passwd[cnt]){
            passok = 0;
        }
    }

    if (!passok){
        output_ch_0('B');
        output_ch_0('a');
        output_ch_0('d');
        output_ch_0('\n');
    } else {
        output_ch_0('W');
        output_ch_0('e');
        output_ch_0('l');
        output_ch_0('c');
        output_ch_0('o');
        output_ch_0('m');
        output_ch_0('e');
        output_ch_0('\n');
    }
}
```

IT UWERKS!



Parameter	Value
Target IO4	High-Z
Glitch Module	
Clock Source	CLKGEN
Glitch Width (as % of period)	8
Glitch Width (fine adjust)	0
Glitch Offset (as % of period)	-10
Glitch Offset (fine adjust)	-44
Glitch Trigger	External Trigger
Repeat	15
<input type="button" value="Manual Trigger"/>	
Output Mode	Clock XORd
<input type="button" value="Read Status"/>	

python

```
Chello
Ctest

Bad
test

hello
Ctest


Welcome
```

z|


TX on Enter: RX: Show non-ASCII as hex

Set target in main GUI


VCC GLITCH




GLITCH HW





I.R.L.




TRIGGERING..











SUM of ABSOLUTE DIFF



WHERE TO?



ChipWhisperer.com

The screenshot shows a web browser window with the URL <https://www.assembla.com/spaces/chipwhisperer/wiki>. The page features a blue header with the logo "CHIP WHISPERER" in red and white, and the tagline "ChipWhisperer™ - Listen to your Inner Hardware™". Below the header is a navigation bar with links for Wiki, Messages, Git, Team, Stream, Files, Support, FTP, and More. A search bar is also present. The main content area includes a sidebar with a "Pages" list containing links like "Getting Started", "User Documentation", and "Developer Documentation". The main text area displays the version "Version 43, last updated by Colin O'Flynn at 2014-06-12" and a "Home" section with the same logo and tagline. Below this, there is a welcome message, a link to a YouTube video, and information about official releases and documentation. At the bottom, there are links to purchase the hardware and a "Getting Started" section.

Home | ChipWhisperer™ - x

← → ↻ <https://www.assembla.com/spaces/chipwhisperer/wiki>

CHIP WHISPERER Try Assembla Log in
Free/Public Project

ChipWhisperer™ - Listen to your Inner Hardware™

+ Wiki Messages Git Team Stream Files Support FTP More Search

Pages Archived

Home

- Getting Started
- User Documentation
 - Useful References for Side Channel and Related Example Captures
- Developer Documentation
 - ChipWhisperer Software Firmware Releases
 - Developer Release Checklist

View Page History Comments

Version 43, last updated by Colin O'Flynn at 2014-06-12

Home

CHIP WHISPERER
Listen to your Inner Hardware™

Welcome to ChipWhisperer™ - the collection of software & hardware tools for getting into side channel analysis. See [YouTube](#) for the teaser presentation!

New: Go to the [ChipWhisperer Release](#) page for official releases, and see the [Full Python Documentation](#) for some docs.

Last Release: Version 0.03RC2 in May 2014

Buy One - <http://store.newae.com> or www.newae.com/sidechannel

Getting Started

There's two ways of getting into this: check out the wiki (which you are already on), or head on over to the [Full Python Documentation](#)! Enjoy!

TODO LIST



- * CHECK FULL DOCS
- * DOWNLOAD TRACES
- * RUN THE TUTORIALS
- * BUILD SOME HW?

4.6. Tutorial #6: Breaking AES (Manual CPA Attack) ¶

This tutorial will demonstrate how to perform a CPA attack using a simple Python script. This will bring you through an entire CPA attack *without* using the ChipWhisperer Analyzer program, which will greatly improve your understanding of the actual attack method.

4.6.1. The CPA Attack Theory

As a background on the CPA attack, please see the section [Correlation Power Analysis](#). It's assumed you've read that section and come back to this. Ok, you've done that? Good let's continue.

Assuming you *actually* read that, it should be apparant that there is a few things we need to accomplish:

1. Reading the data: the analog waveform (trace) and input text sent to the encryption core
2. Making the power leakage model, where it takes a known input text along with a guess of the key byte
3. Implementing the Correlation equation, and then looping through all the traces
4. Ranking the output of the correlation equation to determine the most likely key

4.6.2. Setting Up the Project

It is assumed you are experienced with Python development, or have at least run a Python program! If you are on Windows you'll probably use IDLE for as a code editor, although you can use any code editor you wish.

Initially, we'll be using Python interactively. This means to just run `python` at the command prompt, and enter commands into the window. Later we'll move onto writing a simple script which executes these commands.

4.6.3. Exploring the Trace Data

The next step is to read the trace data. I assume you've already have performed a capture. You need to find the source trace files, which have a `.npz` extension. You can follow the path of a `.cwp` (ChipWhisperer Project) file to find the associated trace `.cfz` file. The same directory as the `.cfz` file will have the `.npz` files.

As an example, consider our `.cwp` file contains this line:

```
[Trace Management]
tracefile0 = default\data\dip\traces\config_2013_11_18-16_40_58_cfp
```

COFLYNN@NEWAE.COM

CHIPWHISPERER.COM